

FAULT DIAGNOSIS IN ANALOG CIRCUITS BASED ON PARAMETRIC DEVIATION OF COMPONENTS COMPUTATION

Dragos NICULAE¹

Lucrarea prezintă o metodă de diagnosticare a defectelor circuitelor electrice analogice rezistive. Se presupune cunoscute topologia circuitului și valorile nominale ale componentelor. Pornind de la valorile măsurate ale potențialelor nodurilor circuitului supus testării și utilizând metoda nodală de analiză a circuitelor și teoria grafurilor, se determină abaterea componentelor de la valorile nominale.

This paper proposes a new approach for analog circuit fault diagnosis. We assume that the network topology and the nominal values of circuit components are known. Starting from measured values of nodes potentials of the circuit under test and using the nodal analysis method and the graph theory, the component deviations from the nominal values are determined.

Keywords: analog test, faulty circuit, diagnosis, graph.

1. Introduction

The diagnosis of faults in analog circuits is a challenging problem with limited results currently available and no general theory seems to have been established. Analog fault diagnosis has been addressed by two general methods: simulate-before-test (SBT) and simulate-after-test (SAT). The first is based on the use of fault dictionary, which contains responses from simulations of the circuit for different predefined faults. The second uses measurements to compute parameters of the circuits solving a set of fault diagnosis equations. All computations occur after measurements are acquired.

The main factors that make analog circuit diagnosis difficult can be summarized as follows: analog circuits are frequently nonlinear, include noise and have parameter values that vary widely, the complexity of today's analog circuits and their many parameters, as well as the limited accessibility to their internal components, the unknown values for the actual component (which differ from the nominal values) etc.

¹ Assist., Dept. of Theoretical Electrotechnics, University POLITEHNICA of Bucharest, Romania,
E-mail: dragosn@elth.pub.ro

Faults in analog circuits can be categorized as catastrophic and parametric. Catastrophic faults are open and short circuits, caused by sudden and large variations of components. The parametric faults are reported to the circuit functionality. Thus, the value of parameters deviates continuously with time or with environmental conditions to an unacceptable value.

Analog fault diagnosis usually consists of three stages which respectively address three important problems in the analog testing and diagnosis:

- fault detection – during that we have to find out if the circuit under test is faulty or not;
- fault location – which has as purpose to identify where the faulty parameters are;
- parameter evaluation – to tell how much the parameter deviations from nominal values are.

Starting from the nodal analysis method and graph theory [1], in the next sections, it is presented a diagnosis method for resistive analog circuits based on parametric deviation of component computation.

2. Method description

We consider a linear circuit with b branches and n nodes.

Let $\mathbf{g} = (g_1, \dots, g_b)$ the branch conductance vector, \mathbf{v}_{n-1} – is the node voltage vector, and \mathbf{i}_{sc} – is the node current vector. Then, according to nodal analysis method [5], the circuit can be expressed by:

$$\mathbf{Y}_{n-1} \cdot \mathbf{v}_{n-1} = \mathbf{i}_{sc} \quad (1)$$

Equation (1) can be also written:

$$\mathbf{A} \cdot \mathbf{Y}_b \cdot \mathbf{A}^T \cdot \mathbf{v}_{n-1} = \mathbf{i}_{sc} \quad (2)$$

where \mathbf{A} – is the reduced node-branch incidence matrix, $\mathbf{Y}_b = \text{diag}(\mathbf{g})$ is a diagonally matrix with the dimension $b \times b$, having on the main diagonal the branch conductance of the circuit, and \mathbf{A}^T is transpose of matrix \mathbf{A} .

We assumed that each circuit branch deviates with Δg_k , $k = 1, \dots, b$, then the equation (1) becomes:

$$(\mathbf{Y}_{n-1} + \Delta \mathbf{Y}_{n-1})(\mathbf{v}_{n-1} + \Delta \mathbf{v}_{n-1}) = \mathbf{i}_{sc} \quad (3)$$

or, from (2) it results:

$$\left[\mathbf{A}(\mathbf{Y}_b + \Delta \mathbf{Y}_b) \mathbf{A}^T \right] \cdot (\mathbf{v}_{n-1} + \Delta \mathbf{v}_{n-1}) = \mathbf{i}_{sc} \quad (4)$$

where $\Delta \mathbf{Y}_b = \text{diag}(\Delta g_1, \dots, \Delta g_b)$.

Let us denote $\mathbf{v}'_{n-1} = \mathbf{v}_{n-1} + \Delta \mathbf{v}_{n-1}$, the measured potentials. From equation (4) we have:

$$(\mathbf{A} \mathbf{Y}_b \mathbf{A}^T + \mathbf{A} \cdot \Delta \mathbf{Y}_b \cdot \mathbf{A}^T) \cdot \mathbf{v}'_{n-1} = \mathbf{i}_{sc} \quad (5)$$

$$(\mathbf{A} \cdot \Delta \mathbf{Y}_b \cdot \mathbf{A}^T) \cdot \mathbf{v}'_{n-1} = \mathbf{i}_{sc} - \mathbf{A} \mathbf{Y}_b \mathbf{A}^T \cdot \mathbf{v}'_{n-1} \quad (6)$$

The equation (6) is a $n-1$ equation system with b unknowns (Δg_k , $k = 1..b$). This can be written as:

$$\mathbf{M} \cdot \mathbf{x}_b = \mathbf{y} \quad (7)$$

where \mathbf{M} is a matrix with the dimensions $(n-1) \times b$, \mathbf{y} is the right hand side of equation (6) with the dimensions $(n-1) \times 1$, and \mathbf{x}_b is the vector of unknown variables Δg_k , $k = 1, \dots, b$.

$$\mathbf{M} = \mathbf{A} \otimes (\mathbf{A}^T \cdot \mathbf{v}'_{n-1}) \quad (8)$$

The operand \otimes means an element by element multiplication of each column from \mathbf{A} with the concordant element from vector $(\mathbf{A}^T \cdot \mathbf{v}'_{n-1})$.

Equation system (7) is compatible if only if $\text{rang}[\mathbf{M}] = \text{rang}[\mathbf{M} \ \mathbf{y}]$.

With $n-1 < b$ and $\max(\text{rang}[\mathbf{M}]) = n-1$ the matrix \mathbf{M} is partitioned as:

$$[\mathbf{M}' \ \mathbf{M}''] \cdot \begin{bmatrix} \mathbf{x}' \\ \mathbf{x}'' \end{bmatrix} = \mathbf{y} \quad (9)$$

where \mathbf{M}' is a square matrix of dimensions $n-1$ made up of the columns of \mathbf{M} corresponding to a tree of circuit. Equation (7) becomes:

$$\mathbf{M}' \cdot \mathbf{x}' + \mathbf{M}'' \cdot \mathbf{x}'' = \mathbf{y} \quad (10)$$

$$\mathbf{x}' = \mathbf{M}'^{-1} \cdot (\mathbf{y} - \mathbf{M}'' \cdot \mathbf{x}'') \quad (11)$$

We assumed that all the faults are located in the branches of the tree represented by matrix \mathbf{M}' , than $\mathbf{x}'' = \mathbf{0}$ and from (11), it results:

$$\mathbf{x}' = \mathbf{M}'^{-1} \cdot \mathbf{y} = \begin{bmatrix} \Delta g_1 \\ \Delta g_2 \\ \vdots \\ \Delta g_{n-1} \end{bmatrix} \quad (12)$$

For this work we developed an application which computes all the circuit trees, starting from the reduced node-branch incidence matrix. For each circuit tree we solve equation (12) with concordant matrix \mathbf{M}' .

It can be observed that in case of a single fault, the faulty component deviation has the same value for all circuit trees which contained it, thus the location is facilitated.

3. Example

Let be the circuit described in Fig.1:




Fig. 1 Circuit under test

with the next values $R_k = k \cdot 10 \, \Omega$, $k = 1..10$, $J = 1 \, \text{A}$.

The node potentials of the circuit for component nominal values are:

$$\mathbf{v}_{n-1}^{fd} = [12.436 \quad 8.653 \quad 6.632 \quad 6.479 \quad 3.589]^T \quad (13)$$

The reduced node-branch incidence matrix [6] is:

$$\mathbf{A} = \begin{bmatrix} 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ -1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & -1 & -1 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & -1 & -1 & 1 \\ 0 & 0 & 0 & 1 & -1 & 0 & 0 & 0 & 0 & -1 \end{bmatrix} \quad (14)$$

and the vector of injected current in nodes is:

$$\mathbf{i}_{sc} = [1 \ 0 \ 0 \ 0 \ 0]^T \quad (15)$$

We consider the occurrence of one fault in branch 5, through modification of resistor value R5 from 50 Ω to 23 Ω .

After a simulation under Spice [10], the node potentials of the circuit are:

$$\mathbf{v}_{n-1}^{cd} = [12.303 \ 8.455 \ 5.978 \ 6.346 \ 4.121] \quad (16)$$




Fig.2 Circuit response

With $\mathbf{v}^{\text{cd}} \neq \mathbf{v}^{\text{fd}}$ the occurrence of the fault is made.

The diagnosis equation (7) becomes:

$$\mathbf{M}_{(5 \times 10)} \cdot \mathbf{x}_{b(10 \times 1)} = \mathbf{y}_{(5 \times 1)} \quad (17)$$

$$\begin{bmatrix} 3.848 & 12.303 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ -3.848 & 0 & 8.455 & 0 & 0 & 2.477 & 2.477 & 2.109 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.857 & -2.477 & -2.477 & 0 & -0.368 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & -2.109 & 0.368 & 2.225 \\ 0 & 0 & 0 & 4.121 & -1.857 & 0 & 0 & 0 & 0 & -2.225 \end{bmatrix} \cdot \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \\ x_7 \\ x_8 \\ x_9 \\ x_{10} \end{bmatrix} = \begin{bmatrix} 0.0000 \\ -0.0001 \\ 0.0436 \\ 0.0000 \\ -0.0436 \end{bmatrix} \quad (18)$$

The rank of matrix \mathbf{M} is

$$\text{rang}(\mathbf{M}) = 5$$

By means of described method, implemented in Matlab [9], for all circuit trees it determine \mathbf{M} and it solve equation (12), resulting the nodes of faulty branch and the new value of the resistor.

Hence:

$$R_5^n = 22.995 \, \Omega$$

closed to the assumed value ($R_5 = 23 \, \Omega$).




Fig. 3 Capture with application response

The method is valid both for parametric faults (soft) and for catastrophic faults (open and short circuits). Moreover by means of this approach we can determine multiple faults (up to $n-1$ faults), with the condition that those will be occurred on the same tree. But the locating of this tree circuit is more difficult.

4. Conclusions and future work

This paper has proposed a new diagnosis approach for analog linear resistive circuits. It consists of the formulation of diagnosis equation using nodal analysis method, the determination of all tree circuit and to solve the diagnosis equation for each tree circuit.

This method is efficient in both cases of faults: slight and large deviation of parameters values.

In the future we plan to improve the algorithm by taking into account other circuit elements (capacitors, coils, commanded sources, etc), as well as for other functioning states.

REFERENCES

- [1] *M. D. Ciletti*, Introduction to circuit analysis and design, University of Colorado at Colorado Springs, 1988;
- [2] *D. Niculae*, Detection de défauts sur un actionneur asynchrone, license project, LEEI-ENSEEIH Toulouse, France 2002;
- [3] *M. Dumitrache, D. Niculae*, Fundamental principles about the topology of the circuits, Bucharest, ATEE 2002;
- [4] *D. Niculae*, Metode de detectare a defectelor în circuitele electrice, PhD paper 1, Bucharest, 2004;
- [5] *D. Niculae*, Metode de analiză a circuitelor electrice, PhD paper 2, Bucharest, 2004;
- [6] *Lucia Dumitriu, M. Iordache*, Teoria modernă a circuitelor electrice, fundamentare teoretică, aplicații, algoritmi și programe de calcul, vol.1, Ed. ALL 1998;
- [7] *C. Su, Yue-Tsang Chen, S. Chiang*, Impulse response fault model and fault extraction for functional level analog circuit diagnosis, Journal of information science and engineering, 2000;
- [8] *C. Borgelt, Daniela Girimonte, G. Acciani*, Modeling and diagnosis of analog circuits with probabilistic graphical models, ISCAS (4), pg. 485-488, 2004.
- [9] *The MathWorks Inc*, Matlab. The Language of Technical Computing. Using Matlab, version 5, 1999;
- [10] *M.Iordache, Lucia Dumitriu*, Simularea asistată de calculator a circuitelor analogice. Editura Politehnica Press, București, 2002;
- [11] *Lucia Dumitriu, M. Iordache*, Culegere de probleme de electrotehnică – Curent continuu – Probleme, algoritmi și programe de calcul. Tipografia Universității Politehnica, București, 1996;
- [12] *G. Șerban, Ș. Oprea, F. Bălțeanu ș.a.*, SPICE. Simularea circuitelor analogice. Noua eră în inginerie. Editura Militară, București, 1994;