

## DESIGN OF A SIGMA-DELTA MODULATOR WITH 14-BIT RESOLUTION FOR BIOMEDICAL APPLICATIONS

Mahdi REZVANYVARDOM<sup>1\*</sup>, Vahid KHALILI SADAGHIANI<sup>2</sup>, Amin MIRZAEI<sup>3</sup>

*This paper investigates a new second order, 14-bit resolution, 800nW power consumption sigma-delta modulator which is suitable for biomedical applications. The proposed modulator is designed in the sub-threshold region and used 0.18um TSMC CMOS technology. In this paper, the maximum value of saturation is achieved by using of the coefficients of second order modulator which is approximately 5-DBFS. Moreover, the CDS technique is used to eliminate the flicker noise. Also, the Nyquist-rate, the sampling frequency and the maximum SNDR of the proposed modulator are 100Hz, 12.8 KHz and 86dB, respectively. The proposed structure improves bandwidth frequency, oversampling frequency and time resolution of the sigma-delta modulator.*

**Keywords:** Sigma-delta modulation, CDS technique, Comparator, Switched capacitor circuits, Analog-to-digital converter, Common mode feedback

### 1. Introduction

Nowadays, time-to-digital converters (TDCs) and analog-to-digital converters (ADCs) [1-6] are the main building blocks in the design of digital signal processing circuits which have developed CMOS integrated circuits (ICs) technology for digitizing the input signals [7-9]. It is necessary to measure the medical signals by the portable electronic devices. Therefore, ADCs would be improved and more reliable. In the new CMOS technology, portable or implantable medical devices can determine the features of the biomedical signals such as electrocardiograph (ECG) and electroencephalogram (EEG) signals [10-13]. Because of fundamental limitations of power consumption in the biomedical systems, the power consumption rate in the input and output stages must be decreased by an ADC which has optimized its power consumption [14, 15]. ADCs are classified into two main groups: Nyquist-rate and oversampling ADCs. In the Nyquist-rate converter, an input analog signal is sampled at the Nyquist-rate such

<sup>1</sup> \* Department of Electrical Engineering, Faculty of Engineering, Arak University, Arak, Iran, e-mail: m-rezvanyvardom@araku.ac.ir

<sup>2</sup> Islamic Azad University, Arak Branch, Arak, Iran, e-mail: vkhalili93@iau-arak.ac.ir

<sup>3</sup> Department of Electrical Engineering, Faculty of Engineering, Arak University, Arak, Iran, e-mail: a-mirzaee@araku.ac.ir

as pipeline, flash, folded, interpolating and SAR structures. These converters are designed for high-speed and low-accuracy applications. The design of these converters for high-accuracy applications is not easy due to non-ideal parameters of an analog circuit. In the oversampling converter, the sampling rate is equal to some multiple of the Nyquist-rate. These converters use the quantization noise shaping technique which generates a high-precision conversion [14, 15]. The Nyquist-rate converters are more sensitive to the non-ideal parameters than the oversampling converters. For example, a high-precision 18-bit ADC can be built by using a single-bit comparator. A sigma-delta converter is composed of two distinct parts. The first part is a sigma-delta modulator which is analogously implemented. The second part contains the decimation filters, which are digitally implemented [16-18]. In Section 5, a perfect comparison of the characteristics of the similar converters with the proposed converter is presented.

This paper proposes a new second order 14-bit resolution, 800nW power consumption delta-sigma modulator. The proposed modulator improves the bandwidth frequency, oversampling frequency and resolution to 50 Hz, 12.8 KHz and 14 bits, respectively in 0.18  $\mu\text{m}$  TSMC CMOS technology while the supply voltage is 1 V. A system-level design for the optimized modulator is investigated in section 2. In the third section, the analysis of noise in the proposed circuit is described. Section 4 investigates a circuit-level design for the proposed modulator. The description of the simulation results is introduced in the fifth section and conclusions drawn from this paper are presented in the last section.

## 2. System-level Design

This section studies a system-level design for the proposed structure. It includes the design of a modulator and a suitable gain amplifier.

### 2.1. Modulator design

Delta-Sigma modulators (DSMs) are suitable for the analog-to-digital interface system which is a class of oversampling ADCs. It performs quantization noise shaping. As a result, the signal to noise ratio (SNR) of DSMs is high by using oversampling and noise shaping techniques [19-22]. Fig. 1 shows a conventional block diagram of a second order sigma-delta modulator which is used for biomedical applications [10]. According to the coefficients of the system shown in Fig. 1, this structure can provide the maximum SNDR 81 dB for biomedical applications. The main features of a conventional ADC, which is suitable for biomedical applications are summarized in Table 1 [10]. In order to optimize the coefficients, SCHREIER toolbox functions are applied and the mentioned structure is simulated again [23]. Consequently, SCHREIER toolbox provides the better coefficients for conversion and the maximum rate of SNDR is improved to 86 dB as shown in Fig. 2. Unfortunately, in the optimized structure,

there are many differences between the inputs of integrators. Hence, a circuit-level implementation is difficult. In fact, it is difficult to provide a capacitor that its capacitance value is 10 times greater than others. Subsequently, the block diagram of the modified system is shown in Fig.3.




Fig. 1- The conventional second order modulator [10]

Table 1

The main features of a conventional ADC in the medical applications

<b>Input voltage range</b>	2 V differential
<b>Resolution</b>	10 bits
<b>Supply voltage</b>	1.2 V
<b>Power consumption</b>	Less than 200 nW
<b>Nyquist frequency</b>	50 Hz




Fig. 2- The optimized second order modulator.




Fig.3- The modified second order modulator.

As shown in Fig. 3, by changing some parameters such as removing the feed-forward path and providing the optimal and well-rounded coefficients, the structure can provide 86 dB SNDR approximately. The dynamic range (DR) of

the SD modulator is calculated by the ratio between the input signal power to the noise power.

$$DR_{input} = 10 \log_{10} \frac{P_{sig}}{P_{thermal} + P_{flicker}} \quad (1)$$

where,  $P_{sig}$  is the input signal power. Similarly,  $P_{thermal}$  and  $P_{flicker}$  are the thermal noise and the flicker noise power of the proposed modulator, correspondingly [12]. The dynamic range curve of the improved structure is illustrated in Fig. 4. In section 4, a circuit-level implementation of the improved system is described.

## 2.2. Amplifier gain

When the gain of amplifier increases more than a specific amount, the operation of the modulator is proper. According to Fig. 5, by simulating the system in MATLAB, the minimum required gain for the amplifier is computed. Moreover, the minimum value of the amplifier gain is 25 dB as displayed in Fig. 5.

## 3. Noise analysis using CDS technique

Flicker noise is a colored-noise source which has high amplitude in the low frequency domain. Correlated Dual Sampling (CDS) technique is used to remove the noise. Fig. 6(a) shows an equivalent switching circuit that can remove the flicker noise. As well, the equivalent switching circuit in phase 2 is depicted in Fig. 6(b). As can be seen in Fig. 6(a), in phase 1 ( $\phi_1$ ), the voltage of flicker noise is saved in  $C_{CDS}$  that is added to the input signal in phase 2 ( $\phi_2$ ). Therefore, in this operation mode ( $\phi_2$ ), flicker noise is removed. Thermal noise is determined by internal capacitors with excellent approximation properties. The differential noise is calculated as follows [24]:

$$\bar{V}_n = \frac{4KT}{C_{S1}} \quad (2)$$

Thermal noise has great importance within the first stage of the modulator. Since, this form of noise along with other forms of noise limits the sensitivity of the circuit. This noise is transmitted to the output as a signal. Thermal noise of the second stage is spectrally shaped by a second order noise-shaping function. As a result, it is decreased as well as the output of the second stage. In the proposed modulator, thermal noise is equal to the quantization noise. According to -5dBFS and SNDR=83 dB, the output power of the modulator is calculated as:

$$SNR = 10 \log_{10} \left( \frac{P_{sig}}{P_n} \right) \quad (3)$$

where,  $P_{sig}$  and  $P_n$  are the power of the output signal and noise, respectively. Thus, the SNR is equal to 83dB. With regards to (2), the value of the sampling capacitor  $C_{S1}$  is equal to 5.33 pF. Note, that the value of internal capacitor has been computed by the rate of oversampling. The following equation is expressed for the oversampling rate.




Fig. 4- The dynamic range curve of the optimized structure.




Fig. 5- The graph of simulated SNDR according to the amplifier gain.




Fig. 6- (a) An equivalent switching circuit for removing the flicker noise and (b) equivalent circuit in  $\phi_2$ .

$$OSR = \frac{f_s}{2f_{sig}} \quad (4)$$

where,  $f_s$  and  $f_{sig}$  are sampling and signal frequency, correspondingly. Therefore, the oversampling rate (OSR) is equal to 128. According to the value

obtained for OSR, 41.6 fF is achieved for the sampling capacitor which is similar to the value of parasitic capacitors. For that reason, it is selected to be 200 fF.

#### 4. Circuit-level design of the modulator

In this section, the circuit parameters of the proposed modulator are explained. Furthermore, a circuit-level design for the proposed modulator is performed.

##### 4.1. Switch capacitor circuit design

The structure of the switch capacitor circuit is illustrated in Fig. 7. Also, the clock frequency is 12.8 KHz which is equal to twice the oversampling rate of the signal. As can be seen in Fig. 7, this circuit is operating in two *different* phases,  $\phi_1$  and  $\phi_2$ . Sampling and integrating of the input signal are carried out in  $\phi_1$  and  $\phi_2$ , respectively. According to the value of capacitor calculated by (2) and the coefficients of the system, the value of integrating capacitor  $C_{i1}$  is calculated as:

$$H(Z) = \frac{C_{S1}}{C_{i1}} \cdot \frac{Z^{-1}}{1-Z^{-1}} \quad (5)$$

Table 2 indicates the values of integrating capacitors that are used in Fig.

7.

Table 2

The value of the integrating capacitors in the proposed SC structure.

Capacitor name	Value
$C_{S1}$	210 fF
$C_{i1}$	1400 fF
$C_{S2}$	560 fF
$C_{S3}$	210 fF
$C_{i2}$	1400 fF




Fig. 7- The proposed switch capacitor structure.

#### 4.2. Switch capacitor circuit design

For the proposed modulator, a single-stage amplifier is suitable. No compensation is needed due it is carried out by the load capacitor. For a single-stage amplifier with a trans-conductance ( $g_m$ ) and load capacitor ( $C_L$ ), the following gain-bandwidth is achieved:

$$GBW = \frac{g_m}{C_L} \quad (6)$$

In this amplifier, the minimum value of trans-conductance is 400 nano-siemens that is adequate regarding to the rate of unit gain-bandwidth (UGBW). The applied amplifier is a folded-cascade amplifier that is presented in Fig. 8.




Fig. 8- The applied folded-cascade amplifier with its bias circuit.

As can be seen in Fig. 8, in the bias circuit, a series of transistors are applied which have provided a bias voltage supply for the amplifier.

Fig. 9 shows the circuit of the switch capacitor which is used in the proposed amplifier. This circuit is a common mode feedback structure.




Fig. 9- The common mode feedback structure

This circuit is designed in the sub-threshold region leading to drive currents in the scale of nano-amperes and to reduce the power consumption. Comparators are the main building block in the MDS structures which are proposed to reduce the power consumption and improve the speed [24]. Fig. 10(a) shows the circuit of a comparator that is usually used on the second stage of an integrator. To keep the current states and results, a D-Flip Flap (DFF) is used which is displayed in Fig. 10(b) :




Fig. 10- (a) The applied comparator circuit, (b) The applied D-Flip Flop circuit.

## 5. Simulation results

The proposed circuit is designed in the sub-threshold region and uses 0.18  $\mu\text{m}$  TSMC CMOS technology. The layout prototype of the proposed circuit is shown in Fig. 11, where the active area is  $525\mu\text{m} \times 210\mu\text{m}$ .




Fig. 11- The layout prototype of the proposed circuit.

The post-layout simulation results are presented in this section. Also, the proposed modulator is simulated in different corners of CMOS technologies and its output waveforms are demonstrated in Fig.12, Fig. 13 and Fig. 14, accordingly.




Fig. 12- The spectrum of output signal of the proposed modulator in SS@85



The sampling frequency is 12.8 KHz. In the proposed structure, the SCHREIER toolbox functions are applied to optimize the coefficients of the system. A sinusoidal signal with a frequency of 12.5 Hz and amplitude of 500 mV is used as the input signal.




Fig. 13- The spectrum of output signal of the proposed modulator in TT@+27




Fig. 14- The spectrum of output signal of the proposed modulator in FF@-40

The proposed structure is simulated in Hspice software. Then, the production output of the proposed modulator is transferred to MATLAB software. Besides, a Hann-window is used for the spectral-analysis of the output signal. By applying window functions, the ability of Fast Fourier Transform (FFT) to extract spectral data from the output signal is used. These simple functions improve the sensitivity of FFT spectral-analysis techniques. The dynamic range of the post-layout simulated modulator versus SNR (dB) is shown in Fig. 15.




Fig. 15- The dynamic range of the post-layout simulated modulator.

The dynamic range of the proposed modulator is 86 dB as depicted in Fig. 15. Furthermore, a Monte Carlo simulation which displays the mismatch effect of the comparator offset is shown in Fig. 16.




Fig. 16- Monte Carlo histograms for mismatch simulation of the comparator offset (Runs=500 and  $\sigma=4.2$  mV).

The measured power consumption and Figure of Merit (FoM) are 800 nW and 0.64pJ/con, respectively which are suitable for biomedical applications. The FoM is achieved by the following equation:

$$FoM = \frac{Power}{BW \times 2^{N+1}} \quad (7)$$

where N is the number of effective bits. The performance of the delta-sigma modulator is summarized in Table 3 and compared with other suggested high-resolution modulators which are applied in biomedical applications.

Table 3.

Comparison of modulator characteristics between this work and other recent articles

References	Year	ENOB	B.W.(Hz)	Power	Supply	Process	FoM
Ref [10]	2008	10.7	25	0.14 $\mu$ w	1.2 v	0.5 $\mu$ m	1.6 pJ/con
Ref [11]	2007	14	5 E+5	38 mw	1.8 v	0.18 $\mu$ m	2.3 pJ/con
Ref [12]	2010	7.7	250	816 n	0.8	0.18	7.84 pJ/con
Ref [13]	2005	8	2.6 E+3	1.8 $\mu$ w	1.8 v	0.5 $\mu$ m	0.13 pJ/con
Ref [14]	2005	10	1.6 E+5	75 $\mu$ w	3 v	0.35 $\mu$ m	2.3 pJ/con
Ref [15]	2011	11.1	1 E+4	60 $\mu$ w	0.9 v	0.18 $\mu$ m	1.13 pJ/con
Ref [16]	2011	9.8	1E+4	7.5 $\mu$ w	0.25 v	0.13 $\mu$ m	42 pJ/con
Ref [17]	2013	7.2	0.25E+1	540 $\mu$ w	0.6 v	0.18 $\mu$ m	7.43 pJ/con
This Work	2017	13.5	50	1 $\mu$ w	1 v	0.18 $\mu$ m	0.64 pJ/con

According to Table 3, the proposed modulator improves the power consumption. As well, a high accuracy is reached with a well-defined design process while the supply voltage is less than the standard supply voltage in this CMOS technology. The power consumption of the modulator is improved if the value of the capacitor is reduced, which is applicable to the newer CMOS technologies. Consequently, FoM can be improved by using the newer generations of CMOS technologies.

## 6. Conclusion

In this paper, a second order delta-sigma modulator for biomedical applications with 128 KHz rate of oversampling rate and 14-bit of resolution is designed and simulated in Hspice software. The proposed modulator uses a gain amplifier as same as other modulators applied in low-speed applications. The measured power consumption of the proposed sigma-delta modulator is 800 nW. In this study, the CDS technique is applied to remove the flicker noise. Also, the SCHREIER toolbox functions are used to optimize the coefficients of the system. The Nyquist-rate, the sampling frequency and the maximum SNDR of the proposed modulator are 100 Hz, 12.8 KHz and 86dB, respectively. Also, FoM of the circuit is improved to 0.64 pj/con. Therefore, the proposed modulator is suitable for biomedical applications. The theoretical and simulation results confirm the merits of this modulator operation.

## REFERENCES

- [1] M. Issvand Nassiri and M. Rezvanyvardom , "A new adaptive blind background calibration of gain and timing mismatch for a two-channel time-interleaved ADC, " *Microelectronics journal*, vol. 44, pp. 26-33, 2018.
- [2] M. Rezvanyvardom and A. Mirzaei , "Analysis and Design of a New 10-Bit High Accuracy and Resolution TDC by Elimination of Offset Voltage and Parasitic Capacitors Effects, " *Journal of Circuits, Systems and Computers*, Early access, 2018.
- [3] M. Rezvanyvardom, T. Ghanavati Nejad and E. Farshidi , "A 5-bit time to digital converter using time to voltage conversion and integrating techniques for agricultural products analysis by Raman spectroscopy, " *Information Processing in Agriculture*, vol. 1, no. 2, pp. 124-130, 2014.
- [4] M. Rezvanyvardom and E. Farshidi, "Design of a Novel Pipeline Time-to-Digital Converter Based on Dual-Slope Interpolation and Time Amplification, " *IETE Journal of Research*, vol. 61, no. 3, pp. 300-307, Mar 2015.
- [5] M. Rezvanyvardom and E. Farshidi, "A Novel Cyclic Time-to-Digital Converter Based on Triple-Slope Interpolation and Time Amplification, " *Radioengineering*, vol. 24, no. 3, pp. 800-807, Sep 2015.
- [6] M. Rezvanyvardom and E. Farshidi, "A New Triple-Slope Pipelined Time to Digital Converter by Stretching of Time, " *Journal of Circuits, Systems, and Computers*, vol. 24, no. 9, pp. 1-18, 2015.
- [7] I. Lee, B. Kim and B. G. Lee, "A Low-Power Incremental Delta-Sigma ADC for CMOS Image Sensors, " *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 63, no. 4, pp. 371-375, April 2016.
- [8] C. C. Lee and M. P. Flynn, "A 14 b 23 MS/s 48 mW Resetting Sigma Delta ADC, " *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 6, pp. 1167-1177, June 2011.
- [9] M Rezvanyvardom, A Mirzaei, "A new approach for pipeline time to digital converters based on analog interpolation and voltage amplification, " *Analog Integrated Circuits and Signal Processing*, vol. 100, no. 3, pp. 671-682, 2019.
- [10] E. Lopez-Morillo, R. G. Carvajal, F. Muñoz, H. El Gmili, A. Lopez-Martin, J. Ramírez-Angulo and E. Rodríguez-Villegas, "A 1.2 V 140 nW 10 bit Sigma-Delta Modulator for Electroencephalogram Applications, " *IEEE Transactions on Biomedical Circuit and Systems*, vol. 2, no. 3, Sept. 2008.

- [11] A. Agah, K. Vleugels, P. B. Griffin, M. Ronaghi, J. D. Plummer, and B. A. Wooley, "A high-resolution low-power oversampling ADC with extended dynamic range for bio-sensor arrays," in 2007 IEEE VLSI Circuits Symposium, June 14-16, 2007, pp. 244-245.
- [12] H. Roh, H. Lee, Y. Choi and J. Roh, "A 0.8-V 816-nW delta-sigma modulator for low-power biomedical applications," *Analog Integrated Circuit and Signal Processing*, vol. 63, no. 1, pp. 101-106, April 2010.
- [13] A. Gerosa and A. Neviani, "A 1.8 uW sigma-delta modulator for 8-bit digitization of cardiac signals in implantable pacemakers operating down to 1.8 V," *IEEE Transaction on Circuits and Systems, Express Briefs*, vol. 52, no. 2, pp. 71-76, Feb. 2005.
- [14] H. Y. Yang and R. Sarpeshkar, "A Bio-Inspired Ultra-Energy-Efficient Analog-to-Digital Converter for Biomedical Applications," *IEEE Transactions on Circuits and Systems: Regular Papers I*, vol. 53, no. 11, November 2006.
- [15] H. Y. Yang and R. Sarpeshkar, "A time-based energy-efficient analog-to-digital converter," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 8, pp. 1590-1601, Aug. 2005.
- [16] S.C. Liu and K.-T. Tang, "A low-voltage low-power sigma-delta modulator for bio-potential signals," *Life Science Systems and Applications Workshop (LiSSA)*, April. 2011, pp. 24-27.
- [17] F. Michel and M. Styart, "A 250 mV 7.5 uW 61 dB SNDR CMOS SC Delta Sigma Modulator Using a Near-Threshold-Voltage Biased CMOS Inverter Technique," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 3, pp. 709-721, Mar 2012.
- [18] Y. Yoon, H. Roh, H. Lee and J. Roh, "A 0.6-V 540-nW delta-sigma modulator for biomedical sensors," *Analog Integrated Circuits and Signal Processing*, vol. 75, No. 2, pp. 323-327, May 2013.
- [19] D-R. Sanatescu, L-V. Ene, A. Ionescu, A. Orosanu and M. Iordache, "A new approach for nonlinear analoge circuits analysis," *Scientific Bulletin Series C: Electrical Engineering and Computer Science*, vol. 81, no. 3, pp. 197-208, 2019.
- [20] T. Kim, C. Han and N. Maghari, "A 7.2 mW 75.3 dB SNDR 10 MHz BW CT Delta-Sigma Modulator Using Gm-C-Based Noise-Shaped Quantizer and Digital Integrator," *IEEE Journal of Solid-State Circuits*, vol. 51, no. 8, pp. 1840-1850, Aug. 2016.
- [21] J. K. Cho and S. Woo, "A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 5, pp. 1742-1755, May 2017.
- [22] C. H. Weng, Y. Y. Lin and T. H. Lin, "A 1-V 5-MHz Bandwidth 68.3-dB SNDR Continuous-Time Delta-Sigma Modulator With a Feedback-Assisted Quantizer," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 5, pp. 1085-1093, May 2017.
- [23] R. Schreier and G. C. Temes, "Understanding Delta Sigma Data Converters", IEEE Press, 2006.
- [24] M-A. Ionescu, D. Bogdan, A. Danchiv and M. Bodea, "Signal processing for integrated hall effect sensors using switched capacitor circuits," *Scientific Bulletin Series C: Electrical Engineering and Computer Science*, vol. 73, no. 4, pp. 225-234, 2011.